We present an analog circuit for implementing models of synapses with sh,ort-term adaptation, derive analytical solutions for spiking input signals, and present experimental results measured from a chip fabricated using a standard I .Spm CMOS technology. The circuit is suitable for integration in large arrays of integrate-and-fire neurons and consequently for evaluating computational roles of shortterm adaptation at the network level.
INTRODUCTION
Silicon synapses are circuits, typically used in VLSI networks of integrate-and-fire neurons [ I, 2, 3, 4,5] , that implement models of biological synapses. Recent developments in the neuroscience community evidence how biological synapses are not simple interfacing elements for transmitting signals across neurons, but play an important computational role in biological neural networks [61. One of the peculiar properties of biological synapses is their ability to exhibit short-term plasticiry: the dynamic modulation of synaptic strength by the timing of the input stimulation [7] . Although there has been significant progress in understanding the mechanisms underlying short-te.rm synaptic plasticity, its functional relevance in neural circuits remains relatively obscure. Seve.ral hypotheses have been proposed for the computational roles of short-term synaptic plasticity [8], including local gain control [9] , stimulus specific adaptation [IO] , and nonlinear temporal summation [ 1 I].
Practical constraints on computational resources restrict the testing of these hypotheses to relatively small simulated networks, simple input signals, or long simulation times. Silicon implementations of synapses that exhibit short-term plasticity are suitable for evaluating the computational roles of synaptic adaptation in large networks of spiking neurons, using complex stimuli and in real-time [12, 131. We propose an analog circuit for implementing such a type of synapse, derive analytical solutions for pulse input signals (spikes) extending the analysis presented in [ 141, and present experimental data measured from a prototype chip fabricated using a standard 1 .Spm CMOS technology.
THE SYNAPTIC CIRCUIT
The circuit has been designed to be used in multi-chip systems interfaced using a communication protocol based on the Address Event Representation (AER) [IS] . This communication protocol allows the implementation of any arbitrary connectivity among spiking neurons within and across the chip boundaries [16, 171. A common architecture for an AER VLSI network of spiking neurons is a one4imensional array of integrate-and-fire circuits arranged in a column, with several afferent synaptic circuits for each neuron (see Fig. I ). Each synapse in the synaptic array is identified by its row and column address. When an AER input request signal arrives, the row and column addresses are encoded and the corresponding synapse is stimulated.
The core of the synaptic circuit consists of two Current Mirror /nr@grarors (CMI) [ I ] that integrate the input spikes and produce a positive (facilitating) and a negative (depressing) current with different dynamics. Each time an input spike arrives, the facilitating CMI adds a set amount of charge onto its integrating capacitor, modifying the facilitating current accordingly. At the same time, a different amount of charge is summed onto the capacitor of the depressing CMI, modifying the depressing current. The facilitating and depressing current are then subtracted to generate the net output current.
The proposed AER synaptic circuit is shown in Fig To derive the dynamics of the output current I,,, in response to a train of spikes, we need to evaluate the response of the two CMIs. The CMI has been analytically characterized in [ I , 141 wherean explicit solution is given only forthe steady state condition. We derived a more general explicit solution that does not require the steady state assumption. If we consider an input main of spikes with fixed duration (At) for which t i = to, t l , t z , ... (with t o < t l < t z < ...)
are the times at which the pulses occur, we can write the facilitating current as: UT is the thermal voltage, K is the subthreshold slope factor [18] , and A is an exponential amplification factor related to the bias voltage V r f :
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Equation 1 holds during the spike ( t , < t 5 t , + At) and eq. 2 holds between two spikes (t% + At < t 5 t.+l). If the interval between spikes is constant and equal to T, a steady state is reached and the current oscillates between the two values:
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The current I d through the n-type CMI is characterized by equivalent relationships, and the output current of the synaptic circuit is I,,, = If -I d , provided that the CMIs' output current is not limited by the cascode transistors M6 and M13.
EXPERIMENTAL RESULTS
We assembled several instances of the circuit shown in Fig. 2 to leaky integrate-and-fire neurons of the type described in [19] , together with AER interfacing circuits (as in Fig. I ) . The resulting AER neural network was fabricated using a standard 1.5pm CMOS technology. The response of the synaptic circuit was tested by stimulating it with periodic trains of pulses at different frequencies and by measuring the change in the voltage across the input capacitor of the leaky integrate-and-fire neuron connected to it. In biology this change is commonly referred to as an exciratory post sytaptic porential (EPSP). The four voltages Vw,, Vr,, Vlud and Vrd (see Fig. 2 ) are used to shape the EPSP dynamics. Specifically, they were set in a way to make the facilitating current reach its steady state before the depressing one. In this way the circuit's overall behavior models a depressing synapse. The input spike was varied from 5 to 200Hz. We measured the steady-state amplitude of the corresponding EPSP in response to these stimuli (see Fig. 3 ).
We observed a decreasing steady EPSP amplitude for increasing frequency, as reported for biological synapses 191.
In Fig. 3 we show how this function can he modified by changing, for example, the bias voltage V w d of the depressing CMI weight. The contribution of each input spike to the dynamic modulation of the synaptic strength is shown in Fig. 4 , where the response to a 20Hz train of spikes is plotted for six different values of the depressing weight (VWd = 4.13 V,4.15 V , 4 . 1 7 V , 4 . 1 9 V , 4 . 2 1 V a n d 4 . 2 3 V). Both the EPSP measured at the steady state and the rate at which the steady state is reached are sensitive to this parameter.
Device mismatch and noise
The CMIs operate in the subthreshold, or weak inversion domain [18] , and they are the parts of the circuit where the sensitivity to device mismatch is highest. To character- ize the inhomogeneities in the total output currents of several synaptic circuits and to evaluate the effect of increasing transistor size, we implemented a chip with two arrays of 32 identical synapses. In the first array the transistors implementing the'CMls are 8X x 8X, in the second array they are 16X x 16X, where X is half of the minimum gate width (A = 0.8pm. in our prototype chip). The relative variation of the steady state output current among the 32 copies of the circuit is about 17% for the array with 8X x 8X transistors and about 7% for the array with 16X x 16X transistors. This result is good compared to the typical variation in transistors subthreshold current [201. Furthermore, it shows that it is possible to significantly improve the reliability of the circuit by increasing the size of the transistors in the CMls.
At the single synapse level there are no critical sources of noise. The systematic offset that could be, in theory, introduced by the facilitating CMI would he negligible compared to the explicit leak current of the integrate-and-fire neuron connected to the synapse.
CONCLUSIONS
We presented a silicon adaptive synapse consisting of 14 transistors and two capacitors, including the AER interfacing circuitry. Four bias voltages are used to shape the dynamics of the synaptic circuit's output current. We reported experimental data acquired from a VLSI implementation of the circuit (1 . S p n standard CMOS technology). The out-
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put current of the circuit adapts to the input and reaches a steady.state if the input frequency is constant (see Fig. 4 ). The data show that the steady EPSP amplitude produced by the output synaptic current decreases as the input frequency increases (see Fig. 3 ), in agreement with neurophysiological experimental results. We plan to design large arrays of integrate-and-fire neurons interconnected by our adaptive synapse and to implement multi-chip systems interfaced using the AER protocol, to explore the computational roles of short-term synaptic plasticity at the network level.
